

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>6</sup> : <b>H01L 21/768, 21/48 // 51/00</b></p>	<p><b>A2</b></p>	<p>(11) International Publication Number: <b>WO 99/10929</b> (43) International Publication Date: <b>4 March 1999 (04.03.99)</b></p>
<p>(21) International Application Number: <b>PCT/IB98/01145</b> (22) International Filing Date: <b>27 July 1998 (27.07.98)</b> (30) Priority Data: <b>97202589.4</b>      <b>22 August 1997 (22.08.97)</b>      <b>EP</b> (71) Applicant: <b>KONINKLIJKE PHILIPS ELECTRONICS N.V.</b> <b>[NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven</b> <b>(NL).</b> (71) Applicant (for SE only): <b>PHILIPS AB [SE/SE]; Kottbygatan 7,</b> <b>Kista, S-164 85 Stockholm (SE).</b> (72) Inventors: <b>DRURY, Christopher, John; Prof. Holstlaan 6,</b> <b>NL-5656 AA Eindhoven (NL). MUTSAERS, Cornelis,</b> <b>Marcus, Johannes; Prof. Holstlaan 6, NL-5656 AA</b> <b>Eindhoven (NL). HART, Cornelis, Maria; Prof. Holstlaan</b> <b>6, NL-5656 AA Eindhoven (NL). DE LEEUW, Dagobert,</b> <b>Michel; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).</b> (74) Agent: <b>KOPPEN, Jan; Internationaal Octrooibureau B.V., P.O.</b> <b>Box 220, NL-5600 AE Eindhoven (NL).</b></p>		<p>(81) Designated States: <b>JP, European patent (AT, BE, CH, CY, DE,</b> <b>DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</b>  <b>Published</b> <i>Without international search report and to be republished</i> <i>upon receipt of that report.</i></p>

(54) Title: A METHOD OF PROVIDING A VERTICAL INTERCONNECT BETWEEN THIN FILM MICROELECTRONIC DEVICES

(57) Abstract

A simple and reliable method of providing a vertical interconnect between thin-film microelectronic devices is provided. In said method, a tool tip (20) is used to make a notch (104) in a vertical interconnect area (100) of two organic electrically conducting areas (3, 6) separated from each other by an organic electrically insulating area (5). The method is used in the manufacture of integrated circuits consisting substantially of organic materials.

